





| The Pat | The Patent Office  |     |      |   |  |  |
|---------|--------------------|-----|------|---|--|--|
| Concep  | t House            |     |      |   |  |  |
| Cardiff | Road               |     |      |   |  |  |
| Newpo   | rt                 |     |      |   |  |  |
| South \ | rt<br>VIII GIP 0 8 | SEP | 2003 |   |  |  |
| NP10 8  | <del>00</del>      |     | DOT  | • |  |  |
|         | WIPO               |     | PGI  |   |  |  |

# PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation and Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein together with the Statement of inventorship and of right to grant of a Patent (Form 7/77), which was subsequently filed.


In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.


In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 17 July 2003





11,101.002 2732563 POI/7700 0.00-0216069.5

NEWPORT

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in The Patent Office

Cardiff Road Newport South Wales NP9 1RH

| planatory leaflet from the Patent Office to heap you  |   | •                   | NP9 1RH   |
|---|---|---------------------|---|
| s form)   | RPH <del>IP52105GB</del>  | IPD/P               | 7154  |
| Your reference  |   |                     |   |
| . Patent application number (The Patent Office will fill in this part)  | 021606  | 9.5                 |   |
| <ol> <li>Full name, address and postcode of the or of<br/>each applicant (underline all surnames)</li> </ol>  | QinetiQ Limited<br>85 Buckingham Ga<br>London<br>SW1E 6PF                         | ate<br>BIZ          | 3857001   |
| Patents ADP number (if you know it)   | United Kingdom  |                     |   |
| If the applicant is a corporate body, give the country/state of its incorporation   | Lite ator C   | ricuits"            |   |
| 4. Title of the invention   | "Photodetector C  | , Conso             |   |
| A CC baye one)  | Marks & Clerk   |                     | RINETIZ LIMITED   |
| <ol> <li>Name of your agent (if you have one)</li> <li>"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)</li> </ol>   | 4220 Nash Cou<br>Oxford Busines<br>Oxford OX4/2F<br>United Kingdor<br>727/1125001 | 35 Park 3000.<br>RU | B & BUILDING, ROOM G<br>COOT TECHNOLOGY PAR<br>IVELY ROAD, FARNGE<br>HANTS, GUIL OL |
| Patents ADP number (if you know it)   | e Country   | Priority            | application number Date of filing fyou know it) (day / month / year                 |
| 6. If you are declaring priority from one or mor<br>earlier patent applications, give the country<br>and the date of filing of the or of each of the<br>earlier applications and (if you know it) the or<br>each application number                           | se  |                     | Date of filling   |
| <ol> <li>If this application is divided or otherwise<br/>derived from an earlier UK application,<br/>give the number and the filing date of<br/>the earlier application</li> </ol>  | Number of earlie  | r application       | (day / month / yea  |
| <ol> <li>Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer Yes' if:         <ul> <li>any applicant named in part 3 is not an inventor who is not named as an applicant, or</li> </ul> </li> </ol> | Yes   |                     |   |
| applicant, or  c) any named applicant is a corporate body.  |   | •                   | . Detante Form  |

# s Form 1/77

er the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description

Claim (s)

Abstract

J.DW C

Drawing (s)

3+3

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination (Patents Form 10/77)

> Any other documents (please specify)

11.

I/We request the grant of a patent on the basis of this application.

ts a Clerk

10 July 2002

Marks & Clerk

12. Name and daytime telephone number of person to contact in the United Kingdom


Richard Harding (01865) 397900


## Warning


After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

#### Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.














Fig. 4

12


24


4







3/3 Fig. 7 8 7







ż





## " Photodetector Circuits "

This invention relates to photodetector circuits incorporating photodiode detectors, and to methods of making such circuits and arrays incorporating such circuits.

There is a long-felt want for a photodetector circuit suitable for a solid state imaging system or camera operative under daytime and night-time conditions. Such a circuit should be capable of imaging in illuminating radiation intensities extending from direct sunlight down to sub-twilight, that is its illumination sensitivity should preferably extend over eight decades, or approach this range as nearly as possible, although not necessarily in a single operating mode. Its simultaneous dynamic range of illumination sensitivity, that is its illumination sensitivity in any one mode of operation, should preferably be at least four, and possibly six, decades, although for some applications, such as sub-twilight imaging, two or three decades of sensitivity would be adequate.

Another important consideration is whether or not a photodetector circuit is suitable for replication to provide an array of pixel circuits. This requires the circuits to be physically small, implementable as integrated circuits, and to have properties which are either accurately reproducible or adjustable to produce like properties. Discrete components such as operational amplifiers are too large to be incorporated in individual pixel circuits for large pixel arrays.

Existing technology cannot meet these objectives satisfactorily. Although photodetectors are known which consist of arrays of charge-coupled devices (CCDs) providing reasonable sensitivity to twilight levels of illumination if detector signals are integrated for longer than is normal, CCD camera images bloom and go into saturation (loss of image contrast) at high illuminating radiation intensities. Furthermore such photodetectors have poor simultaneous dynamic range (two or three decades) and consequently cannot resolve image features in both sunlight and shadow simultaneously, that is within the same image frame. In Proc SPIE pp.19-29, Vol.2172, "Charge Coupled Devices and Solid State Optical Sensors IV", January 1994, Mendis et al. discloses cameras with detectors in the form of arrays of silicon p-n diodes on

complementary metal oxide/silicon-on-silicon substrates (CMOS-on-Si). Such detectors have performance similar to that of CCDs, i.e. with the same limitations on simultaneous dynamic range in particular, but they make it possible to operate at lower power consumption than a CCD array of comparable resolution.

In Proc Advanced Focal Plane Arrays and Electronic Cameras 1996, "Random Addressable Active Pixel Image Sensors", Dierickx et al. discloses logarithmic CMOS imaging systems with photodiode detectors dealing with the dynamic range problem. These have a very high simultaneous dynamic range of up to six decades which allows imaging from twilight to direct sunlight. Unfortunately they are characterised by thermal noise and unwanted artefacts arising from mismatch of pixel circuit elements (MOSFETs) too severe to achieve imaging significantly below twilight. Some systems of this kind also have a bandwidth that is dependent on illumination level, thus causing the response to slow at low illuminating radiation intensities.

An avalanche photodiode (APD) detector array has been investigated for use in imaging systems by A. Biber and P. Seitz, and is reported in the Proceedings of the IS&T/SPIE Conference on Sensors, Cameras and Systems for Scientific/Industrial Applications, California 1999, pp.40-49. This reference discloses APDs produced using Si-CMOS technology (implantation or diffusion) and biased into a sub-Geiger mode of operation. Unfortunately it has been found that it is difficult to produce APD detector arrays in which the APDs are sufficiently small and uniform to provide acceptable resolution and image quality.

US Published Application No. 2002/0024058A1 discloses a photodetector circuit including a photodiode detector and associated readout CMOS circuitry, in which an active region of the photodiode detector is formed by at least one epitaxial layer, and a guard ring is provided to delimit the photodiode detector in order to enhance electrical field uniformity and inhibit premature breakdown. The provision of the epitaxial layer provides a number of improvements in photodiode characteristics combined with the low cost of CMOS technology, whilst the guard ring reduces the scope for localised high electric fields and improves breakdown characteristics. The

CMOS component may be a substrate and CMOS circuitry supported by and insulated from the substrate, and the photodiode detector may be operable in a current multiplication mode and comprise at least one region epitaxially deposited upon the substrate. The photodiode detector may be a PIN structure, or an avalanche photodiode comprising a first region of one conductivity type incorporated in the substrate, a second region of opposite conductivity type being provided by the epitaxial layer.

Figure 1A is a graph of current against voltage for a reverse-biased avalanche photodiode manufactured by a CMOS process. The curve 500 has a sharp knee 502 ending at a voltage V<sub>Br</sub> at which breakdown occurs. An avalanche photodiode required to operate in a sub-Geiger mode operates at a voltage  $V_{\text{Op}}$  lower than  $V_{\text{Br}}$  but sufficiently close to  $V_{\text{Br}}$  for current multiplication to occur, that is so that  $V_{\text{Op}}$  is on the knee 502 but below V<sub>Br</sub>. This leads to a problem when it is required to make an array of pixel circuits each using sub-Geiger current multiplication in that V<sub>Br</sub> will differ for different avalanche diodes due to differences in construction and doping within manufacturing tolerances. As a result, under a common reverse bias voltage, the avalanche photodiodes in the array will all have different voltages relative to their respective  $V_{Br}$ , that is  $(V_{Br} - V_{Op})$  will vary across the array, so that the current multiplication provided by the photodiodes will vary across the array, since multiplication increases with proximity of V<sub>Op</sub> to V<sub>Br</sub>. This is a problem because the sharpness of the knee 502 means that V<sub>Op</sub> must be very close to V<sub>Br</sub> to achieve the required current multiplication, and a variation in V<sub>Br</sub> makes a constant degree of current multiplication very difficult to achieve reliably in pixels of an array.

However it has been found that avalanche diodes produced by an epitaxial process as disclosed in US 2002/0024058A1 do not exhibit such a sharp knee. Instead they tend to exhibit a knee as indicated schematically by the chain line of 504 in Figure 1A so that the rate of change of current with respect to voltage dI/dV is much more gradual than at the knee 502. As a result variation in the voltage difference  $(V_{Br} - V_{Op})$  across an array incorporating such avalanche photodiodes will have a much lesser effect on the constancy of the current multiplication across the array than in the case of the

array described above incorporating avalanche photodiodes manufactured by a CMOS process.

Figure 1 shows the structure of an avalanche photodiode produced by an epitaxial process as described in US 2002/0024058A1 fabricated on a lightly doped (p-) silicon substrate 2 bearing an insulating SiO<sub>2</sub> layer 4. A CMOS process may be used to produce silicon readout circuitry (not shown) on top of the insulating layer 4. To form the avalanche photodiode a circular window 6 is provided in the insulating layer 4, and an n+ annular guard ring 8 is created by diffusing (or implanting and diffusing) donor impurities into the substrate 2. An amorphous second SiO<sub>2</sub> insulating layer 10 is deposited after creation of the guard ring 8 so as to cover the CMOS circuitry and the guard ring 8.

A substantially undoped or lightly doped (uniform or graded, p-type or n-type) epitaxial Si or SiGe layer 12 is provided within the window 6, having been grown on a central portion of the substrate 2 within the window 6 exposed by etching a second window in the second insulating layer 10. A heavily n-doped (n+) epi-poly layer 14 is provided as a contact layer on top of the active layer 12, with a metal contact 16 being provided on top of the layer 14. The high field region (and therefore the current multiplication) occur within the epitaxial layer 12. The device thereby acts as a form of a p-i-n photodiode. The epitaxial process allows the layer thickness to be controlled accurately and the layer composition to be varied, thus allowing the photodiode breakdown voltage to be suitably tailored.

One difficulty encountered with such an avalanche photodiode structure is that sidewall defects are formed at the edges of the second window (i.e. at the edges of layer 10 where it meets epitaxial layer12) during epitaxial growth of the active and contact layers 12, 14. These defects lie within the depletion region of the PN junction of the photodiode leading to high leakage current. It is considered that such sidewall defects are caused by the mismatch in the thermal expansion coefficients of SiO<sub>2</sub>. Sherman et al., "Elimination of the Sidewall Defects in Selective Epitaxial Growth (SEG) of Si for a Dielectric Isolation Technology", IEEE Electron Device Lett., Vol.17, No.6, p267-269

(1996) shows that a nitridated oxide surface minimises the sidewall defect formation during selective Si epitaxy in oxide windows as the oxynitride surface has a thermal expansion coefficient closer to Si. However the nitridation step is a high temperature process which may not be readily incorporated in a low thermal budget process flow. A further difficulty is that it cannot be guaranteed that the guard ring 8 is at the same bias as the contact layer 14 during device operation. If it is desired that the guard ring 8 be held at the same bias voltage as the contact layer 14 then it is necessary to make a separate contact directly to the guard ring 8.

It is an object of the invention to provide improvements in such photodetector circuits.

According to the present invention there is provided a method of making a photodiode in a window formed in an electrically isolated layer, the method including the steps of providing a first electrically insulating layer on a semiconductor substrate, forming a first window in the first insulating layer exposing an area of the substrate within the first window, forming a guard ring in the exposed area of the substrate within the first window, providing a second electrically insulating layer covering the exposed area of the substrate within the first window, forming a second window in the second insulating layer exposing a selected area of the substrate within the first window, and growing on the selected area of the substrate exposed by the second window an epitaxial layer providing an active region of the photodiode such that the edges of the epitaxial layer are spaced from the inner periphery of the first window.

Such a method overcomes a number of the difficulties encountered with conventional methods in that a much thinner oxide layer, typically about 25 nm, is used to define the extent of the grown epitaxial layer, and this reduces the area of the interface responsible for the production of the sidewall defects during epitaxial deposition. Thus the detrimental effect of the thermal expansion coefficient mismatch is reduced leading to a reduction in defects at the window edge, and thereby lowering the leakage current of the photodiode.

The invention also provides a photodetector circuit including a photodiode, the circuit comprising a semiconductor substrate, a first electrically insulating layer on the substrate, a first window in the first insulating layer, a guard ring in the substrate within the first window, a second electrically insulating layer on the first insulating layer, a second window in the second insulating layer within the first window, and an epitaxial layer on the substrate forming an active region of the photodiode, the epitaxial layer being located within the second window such that the edges of the epitaxial layer are spaced from the inner periphery of the first window.

In order that the invention may be more fully understood, a preferred embodiment of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Figure 1 is an explanatory sectional view of the structure of a known avalanche photodiode;

Figure 1A is a graph of current against voltage in an avalanche photodiode;

Figure 2 is an explanatory sectional view of the structure of a avalanche photodiode used in the preferred embodiment of the invention;

Figures 3 to 6 are explanatory sectional views of successive steps in the fabrication of the avalanche photodiode of Figure 2.; and

Figures 7 to 10 are explanatory sectional views of successive steps in the fabrication of an avalanche photodiode used in another embodiment of the invention.

Figure 2 shows the structure of the avalanche photodiode used in a preferred embodiment of a photodetector circuit in accordance with the invention showing the difference in the structure as compared with the conventional avalanche photodiode structure shown in Figure 1. It will be seen that, in the improved structure of Figure 2,

the contact layer 14 forms an ohmic contact over an annular region 18 with the annular guard ring 8. The improved structure also suffers from less sidewall defect formation during the epitaxial growth process which would otherwise lead to high leakage current within the depletion region of the PN junction, as will be more clearly appreciated from the following description of the method of fabrication of the improved avalanche photodiode given with reference to Figures 3 to 6 below.

As in the prior art avalanche photodiode fabrication process, the starting substrate can either be the handle wafer of a p- silicon-on-insulator wafer, or an electrically isolated p-type well in a Si substrate with an insulating SiO2 layer 4. A window 6 is produced in the insulating layer 4 by conventional photolithographic and etching. A n+ guard ring 8 is created by diffusing donor impurities into the substrate, and subsequently an amorphous further SiO2 insulating layer 10 is deposited on the device surface. A further, smaller window 20 is then made in the insulating layer 10 by conventional photolithography and etching, and a thinner insulating SiO<sub>2</sub> layer 22, typically of about 25 nm thickness, is thermally grown or deposited so as to cover the exposed surface of the substrate within the window 20, as shown in Figure 3. As shown by broken lines 7, P-type dopant (e.g boron) is then optionally implanted through the thin oxide layer to increase the doping level near the surface of the substrate within the guard ring 8. Together with the thickness of the epitaxial layer, this doping forms the adjustment of the breakdown characteristic of the device. Subsequently a window 24 is made in the insulating layer 22 by conventional photolithography and etching, as shown in Figure 4.

The substantially undoped or lightly doped (uniform or graded) epitaxial Si or SiGe layer 12 is then epitaxially grown selectively on the area of the substrate exposed by the window 24 in the insulating layer 22, as shown in Figure 4. The use of the thin oxide layer 22 reduces the area of the interface between the silicon of the layer 12 and the SiO<sub>2</sub> of the layer 22 during the selective epitaxial deposition, thus leading to a reduction in the detrimental effect of the thermal expansion coefficient mismatch and producing less epitaxial defects at the window edge.

After the epitaxial layer 12 has been grown the remaining part of the insulating layer 22 is removed by a wet oxide etch (e.g. an HF dip) which exposes an annular portion 26 of the underlying guard ring 8, as shown in Figure 5. It will be noted that the epitaxial layer 12 is spaced from the inner periphery of the window 6 (and the further window 20) by the selective epitaxial growth and this etching step. Subsequently a n+silicon epi-poly layer 14 is deposited on the surface of the device, and forms an ohmic contact with the guard ring 8, as shown in Figure 6, and simultaneously forms the top contact of the photodiode. The epi-poly layer 14 is substantially epitaxial where it overlies the epitaxial layer 12 and the portion 26 of the guard ring 8, and is substantially polycrystalline where it overlies the insulating layer 10.

Such a fabrication process does not significantly increase the fabrication complexity. Although an additional mask is required to define the window 24 in the thin oxide layer 22 as compared with the conventional fabrication process, the fact that the layer 14 is in ohmic contact with the guard ring 8 means that it is no longer necessary to provide a separate contact to the guard ring, and as a result the overall number of masks or process steps used may be similar in both processes.

Figures 7 to 10 shows successive steps in the fabrication of an avalanche photodiode used in another embodiment of photodetector circuit in accordance with the invention, the fabrication method being substantially as hereinbefore described in the method illustrated in Figures 3 to 6 except that the steps of depositing the further SiO<sub>2</sub> insulating layer 10 and forming a window 20 in such a layer are omitted. As in the method of Figures 3 to 6, the contact layer 14 forms an ohmic contact over an annular region 18 with the annular guard ring 8. Again a weakly doped p-type implant 7 is optionally provided within the guard ring 8.

As before, the starting substrate can either be the handle wafer of a p-silicon-on-insulator wafer, or an electrically-isolated p-type well in a bulk Si substrate with an insulating SiO<sub>2</sub> layer 4, and a window 6 is produced in the insulating layer 4 by conventional photolithography and etching. A n+ guard ring 8 is created by diffusing donor impurities into the substrate, and a thin insulating SiO<sub>2</sub> layer 22, typically of

about 25 nm thickness, is thermally grown or deposited so as to cover the exposed surface of the substrate within the window 6, as shown in Figure 7. Thereafter a window 24 is made in the insulating layer 22 by conventional photolithography and etching, as shown in Figure 4, and a substantially undoped or lightly doped (uniform or graded) epitaxial Si or SiGe layer 12 is then epitaxially grown selectively on the area of the substrate exposed by the window 24, as shown in Figure 8.

Precisely as in the previously described embodiment the remaining part of the insulating layer 22 is removed by a wet oxide etch (e.g. an HF dip) which exposes an annular portion 26 of the underlying guard ring 8, as shown in Figure 9. Subsequently a n+ silicon epi-poly layer 14 is deposited on the surface of the device, and forms an ohmic contact with the guard ring 8, as shown in Figure 10, and simultaneously forms the top contact of the photodiode. Such a method can be used in the fabrication of avalanche photodiodes in systems in which the integration of CMOS circuitry is not required.

Various modifications of the above described photodetector circuits are possible within the scope of the invention. For example the readout circuitry need not be provided in applications in which this is inappropriate. Instead direct wire bonds may be made to the positive and negative terminals of the photodiode. Furthermore an array of similar photodiodes may be provided each within its own window and either with or without associated readout circuitry.

In a further, non-illustrated embodiment the avalanche photodiode and associated readout circuitry are formed on a Si wafer, and the substrate for epitaxy is a doping well in the Si wafer which insulates the photodiode from the readout circuitry. In this case the photodiode is formed in one doping well and the associated readout circuitry is formed in one or more separate doping wells providing significant electrical isolation between the photodiode and the readout circuitry. It will be appreciated that in this case the readout circuitry is not formed on top of the insulating layer, as in the illustrated embodiments, but instead is formed within a separate doping well.

## **CLAIMS:**

- 1. A method of making a photodetector circuit incorporating a photodiode, the method including the steps of providing a first electrically insulating layer on a semiconductor substrate, forming a first window in the first insulating layer exposing an area of the substrate within the first window, forming a guard ring in the exposed area of the substrate within the first window, providing a second electrically insulating layer covering the exposed area of the substrate within the first window, forming a second window in the second insulating layer exposing a selected area of the substrate within the first window, and growing on the selected area of the substrate exposed by the second window an epitaxial layer providing an active region of the photodiode detector such that the edges of the epitaxial layer are spaced from the inner periphery of the first window.
- 2. A method according to claim 1, wherein the extent of the windows is such that the guard ring is overlapped by the edges of the epitaxial layer.
- 3. A method according to claim 1 or 2, wherein the second window is formed in the second insulating layer so as to leave a portion of the second insulating layer within the inner periphery of the first window which ensures, during growth of the epitaxial layer, that the edges of the epitaxial layer are spaced from the inner periphery of the first window.
- 4. A method according to claim 3, wherein the remaining annular portion of the second insulating layer is removed by a wet oxide etch.
- 5. A method according to any preceding claim, wherein a further electrically insulating layer is provided on the first insulating layer covering the first window, and a further window is formed in the further insulating layer to expose a selected area of the substrate within the first window prior to the forming of the second insulating layer covering the exposed area of the substrate within the first window.

- 6. A method according to claim 5, wherein the second insulating layer is substantially thinner than the further insulating layer.
- 7. A method according to claim 5, wherein the second insulating layer has a thickness of 10 nm to 50 nm, and preferably about 25 nm.
- 8. A method according to any preceding claim, which includes the step of growing on top of the first-mentioned epitaxial layer a further epitaxial layer having a higher doping level than the first-mentioned epitaxial layer.
- 9. A method according to claim 8, wherein the further epitaxial layer contacts the substrate so as to be in ohmic contact with the guard ring in the substrate.
- 10. A method according to any preceding claim, wherein the photodiode detector is an avalanche photodiode.
- 11. A method according to any preceding claim, wherein readout circuitry is formed on the first insulating layer.
- 12. A photodetector circuit including a photodiode, the circuit comprising a semiconductor substrate, a first electrically insulating layer on the substrate, a first window in the first insulating layer, a guard ring in the substrate within the first window, a second electrically insulating layer on the first insulating layer, a second window in the second insulating layer within the first window, and an epitaxial layer on the substrate forming an active region of the photodiode, the epitaxial layer being located within the second window such that the edges of the epitaxial layer are spaced from the inner periphery of the first window.
- 13. A photodetector circuit according to claim 12, wherein the photodiode is an avalanche photodiode.

- 14. A photodetector circuit according to claim 12 or 13, wherein the guard ring is overlapped by the edges of the epitaxial layer.
- 15. A photodetector circuit according to claim 12, 13 or 14, wherein a further epitaxial layer having a higher doping level than the first-mentioned epitaxial layer is provided on top of the first-mentioned epitaxial layer.
- 16. A photodetector circuit according to claim 15, wherein the further epitaxial layer constitutes a contact layer overlapping the second insulating layer.
- 17. A photodetector circuit according to claim 15 or 16, wherein the further epitaxial layer is in ohmic contact with the guard ring in the substrate.
- 18. A photodetector circuit according to claim 15, 16 or 17, wherein a metal contact is provided on the further epitaxial layer.
- 19. A photodetector circuit according to any one of claims 12 to 18, wherein the insulating layers are made of silicon dioxide.
- 20. A photodetector circuit according to any one of claims 12 to 19, wherein the or each epitaxial layer is made of silicon.
- 21. A photodetector circuit according to any one of claims 12 to 20, wherein readout circuitry is formed on the first insulating layer.
- 22. An array of photodetector circuits according to any one of claims 12 to 21.
- 23. A photodetector circuit substantially as hereinbefore described with reference to the accompanying drawings.
- 24. A method of making a photodiode, substantially as hereinbefore described with reference to the accompanying drawings.



## **ABSTRACT**

#### " Photodetector Circuits "

A photodetector circuit incorporates an avalanche photodiode structure having a contact layer 14 forming an ohmic contact over an annular region 18 with the annular guard ring 8. In the fabrication process, the starting substrate can either be the handle wafer of a p-silicon-on-insulator wafer, or a p-Si substrate with an insulating SiO<sub>2</sub> layer 4. A window 6 is produced in the insulating layer 4 by conventional photolithographic and etching. A n+ guard ring 8 is created by diffusing donor impurities into the substrate, and a thinner insulating SiO2 layer 22 is thermally grown so as to cover the exposed surface of the substrate within the window 6. P-type dopant is then implanted through the thin oxide layer to increase the doping level near the surface of the substrate. Subsequently a second window 24 is made in the insulating layer 22, and the layer 12 is then epitaxially grown selectively on the area of the substrate exposed by the window 24 in the insulating layer 22. The use of the thin oxide layer 22 reduces the area of the interface between the silicon of the layer 12 and the SiO<sub>2</sub> of the layer 22 during the selective epitaxial deposition, thus leading to a reduction in the detrimental effect of the thermal expansion coefficient mismatch and producing less epitaxial defects at the window edge. After the epitaxial layer 12 has been grown the remaining part of the insulating layer 22 is removed by wet oxide etch which exposes an annular portion 26 of the underlying guard ring 8. Subsequently a n+ silicon epi-poly layer 14 is deposited on the surface of the device, and forms an ohmic contact with the guard ring 8, and simultaneously forms the top contact of the photodiode. Such a fabrication process does not significantly increase the fabrication complexity. Although an additional mask is required as compared with the conventional fabrication process, the fact that the layer 14 is in ohmic contact with the guard ring 8 means that it is no longer necessary to provide a separate contact to the guard ring, and as a result the overall number of masks or process steps used may be similar in both processes.

(Figure 2)